Boosted by cstanhope@social.coop ("Your friendly 'net denizen"):
mpardalos ("Michalis Pardalos") wrote:
Made a little thing that might be useful to people working with/on verilog tooling
https://github.com/mpardalos/verilog-repl
Type in Verilog expressions, get a value out.